In this paper, a three dimensional (3D) NAND flash memory array having Tied Bit-line and Ground Select Transistor (TiGer) is investigated. Bit-lines are stacked in the vertical direction to increase the memory density without the device size scaling. To distinguish stacked bit-lines, a novel operation scheme is introduced instead of adding supplementary control gates. The stacked layers are selected by using ground select line (GSL) and common source line (CSL). Device structure and fabrication process are described. Operation scheme and simulation results for program inhibition are also discussed.
Introduction
Due to rapidly growing digital information technology, demands for high density flash memories have been continually increasing. As a breakthrough of the scaling limitations, 3D stacked memory arrays are under development especially in NAND flash memories. Stacking of multi-layers is a solution of increasing memory density without shrinking of device size. [1] [2] [3] [4] Mainly, there are two types of 3D NAND flash memory arrays. One is a word-line stacked array and another is a bit-line stacked one. In the word-line stacked type, it is difficult to form single crystal channels because bit-lines are formed after stacking multiple word-lines and dielectric layers. Therefore, performances of each cell are degraded and electrical characteristics among cells are not uniform.
In this paper, a bit-line stacked array having single crystal Si channels is investigated. For distinguishing stacked bit-lines, novel array which is Tied bit-line and Ground select transistor (TiGer) structure and operation scheme are introduced.
Results and Discussion

A. Array Structure and Fabrication Method
The STAR (STacked ARray) NAND flash memory with the TiGer structure is shown in Fig. 1 . Basically, its unit cell has the gate-all-around (GAA) structure with a single crystal Si channel [5] . 
B. Operation Scheme and Simulation of Program Inhibition
In a 3D stacked NAND flash memory, compact array with reliable operation scheme is an important element.
The TiGer structure is one of the simplest arrays because no line is added compared with the conventional NAND flash memory. As a result, TiGer structure requires a novel operation scheme to distinguish the stacked bit-line.
The main difference with the conventional array is the direction of pre-charge. In case of the conventional NAND flash memory, charges are injected through bit-line and GSL turns off in order to block current flow through CSL. Otherwise, in case of TiGer structure, charges flow through CSL and SSL turns off. (Fig. 3) (a) 
Summary
The STAR NAND flash memory having Tied Bit-line and Ground select transistor is proposed. Bit-lines are stacked in the vertical direction to increase the memory density without the device size scaling. To distinguish stacked bit-lines, a novel operation scheme is introduced instead of adding supplementary control gates.
